1	\mathcal{X}
- /	4.
Rep.	Ĭ.

	_
-	 JC6
3	; (7)
٠,	O
	4
23	4
_	≛ ~
2	س ة
	5™
_	Ξ.
	3 4
O	=•
vo	₹
	≕ 7₹
	≘ .`
	= `

PTO/SB/05 (1/98) Please type a plus sign (+) inside this box + Approved for use through 09/30/2000. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

Attorne	y Docket No.	3399.2US	(97-62	29.2	2)			
First Inventor or Appli		cation Identifie	Larry	D.	Kinsman		i	
Title	VERTICALLY	MOUNTABLE S	EMI CONDUC	TOR	DEVICE	AND	METHODS	

EL413914405US

Only for new nor	iprovisional applications under 57 of 17 1.50(b))	press ma	ii Luber ree	.					++/C
	PPLICATION ELEMENTS ofter 600 concerning utility patent application contents.		ADDR	ESS TO:	Box Pa	nt Comr itent App ngton, Di	olication	for Patents	ý
1. X * Fe (Suth 2 X Spe (pre De - Cu - St - Re	pee Transmittal Form (e.g., PTO/SB/17) comit an original, and a duplicate for fee processing) cutfication [Total Pages 1 4] descriptive title of the Invention cross References to Related Applications catement Regarding Fed sponsored R & D deference to Microfiche Appendix]]	7. Nucleo	Pape	Amino ecessa puter er Cop	Acid Se <i>ry)</i> Readabl y (identio	equence S e Copy cal to cor		S
	ackground of the Invention	Ī	100	OMEDANY	INC 4	DRIJC	ATION	DADTS	
	rief Summary of the Invention	1	ACC	COMPANY	ING P	PPLIC	ATION	PARIS	
- D - C - Al 3 X Dra 4. Oath or D a	rief Description of the Drawings (if filed) etailed Description laim(s) bestract of the Disclosure awing(s) (35 U.S.C. 113) [Total Sheets 2 declaration [Total Pages 1 Newly executed (original or copy) X Copy from a prior application (37 C.F.R. § (for continuation/divisional with Box 17 complete [Note Box 5 below] i. DELETION OF INVENTOR(S) Signed statement attached deleti inventor(s) named in the prior appl see 37 C.F.R. §§ 1.63(d)(2) and 1.7 rporation By Reference (useable if Box 4b is chece entire disclosure of the prior application, from to the oath or declaration is supplied under Esidered to be part of the disclosure of the acco- ication and is hereby incorporated by reference	ng ication, 33(b). sked) which a sox 4b, is mpanying e therein.	9. 10. 11. X 12. 13. X 14. 15. 16. 16. 16. 17. 16. 17. 16. 16. 17. 16. 16. 17. 16. 16. 17. 16. 17. 16. 17. 16. 17. 17. 17. 17. 17. 17. 17. 17. 17. 17	37 C.F.R.§3 (when there English Trar Information Statement (I Preliminary Return Rece (Should be * Small Enti Statement(s (PTO/SB/09-Certified Co (if foreign pour Cotter	is an	Statement State No. 100-1445 diment State	MPEP 50 mized) ment filed s still pro Document d) ed to pay si ation and i	Copies of IDS Citations 3) d in prior applic per and desired (s) mall entity fees, e. s being relied upo	cation,
17. If a CO	NTINUING APPLICATION, check appropriate bo		oly the requi	site informatio 	n below	andin a ∩ o	preliminar ∩1.4	y amenament 1,503	
X c	ontinuation Divisional Continuation-	n-part (CIP)) of	prior applicati				-,	
Prior a	pplication information: Examiner J. Clark	ON SET	OF ADD		p/Art U	<i>Jnit:</i> <u>28</u>	172		
Custon	18. CORRES				or 🗅	Corre	espondenc	e address below	
Name	Brick G. Power								
Name	Trask, Britt & Rossa								
	P.O. Box 2550								
Address									
City	Salt Lake City s	tate U	tah		Zip (Code	84110		
Country	U.S.A. Telepho		······	32-1922		Fax	(801)	531-9168	
Name	(PrintType) Frick G. Power		Regi	stration No. (A	ttorney//	Agent)	38,58	31	
	1//)6/4//// /						1		

Burden Hour Statement: This form is estimated to take 0.2 hours to complete Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

dail and the of other Hos if if

Express Mail Mailing Label Number: EL413914405US

Date of Deposit with USPS: December 27, 1999

Person making Deposit: Jared S. Turner

APPLICATION FOR LETTERS PATENT

for

VERTICALLY MOUNTABLE SEMICONDUCTOR DEVICE AND METHODS

Inventor: Larry D. Kinsman

Attorney:
Brick G. Power
Registration No. 38,581
TRASK, BRITT & ROSSA
P.O. Box 2550
Salt Lake City, Utah 84110
(801) 532-1922

then the hear then then I I then then ķ Harry Harry The ű

VERTICALLY MOUNTABLE SEMICONDUCTOR DEVICE AND METHODS

BACKGROUND OF THE INVENTION

5

Cross Reference to Related Application: This application is a continuation of application Serial No. 09/014,053, filed January 27, 1998, pending.

10

Particularly, the present invention relates to vertically mountable, bare or minimally packaged semiconductor devices. The semiconductor devices to which the present invention relates include bond pads proximate an edge thereof. In use, the solder bump establishes an electrical connection with a terminal of a carrier substrate, and supports the semiconductor device perpendicularly relative to the carrier substrate.

circuit board is known in the art as chip-on-board technology. Semiconductor devices

that are directly mountable to a circuit board typically include bond pads along more than

one edge thereof or in an area array over the active surface thereof. Methods for attaching

establish an electrical connection between the semiconductor device and the circuit board.

After connecting such a semiconductor device to a circuit board, a protective coating may

semiconductor devices directly to a circuit board include flip-chip technology and tape

automated bonding. Typically, when those techniques are employed, a semiconductor

device is oriented over the circuit board and substantially parallel thereto in order to

Field of the Invention: The present invention relates to chip-on-board assemblies.

Background of Related Art: The direct attachment of a semiconductor device to a

25

be applied over the semiconductor device. However, the placement of a semiconductor device directly against a circuit board is somewhat undesirable in that, due to the parallel orientation of the semiconductor device relative to the circuit board and the typical placement of the semiconductor device's active surface thereagainst, heat must pass through both the circuit board and the semiconductor device in order to dissipate from the semiconductor device. Thus, the transfer of heat away from the semiconductor device is relatively slow. The horizontal orientation of the semiconductor device also consumes a great deal of "real estate" or area on the circuit board.

30

5

10

Vertical surface mount packages are also known in the art. When compared with traditional, horizontally mountable semiconductor packages and chip-on-board semiconductor devices, many vertical surface mount packages have a superior ability to transfer heat away from the semiconductor device. Vertical surface mount packages also consume less area on a circuit board than a horizontally mounted package of the same size. Thus, many skilled individuals in the semiconductor industry are finding vertical surface mount packages more desirable than their traditional, horizontally mountable counterparts and horizontally mountable chip-on-board devices.

The following United States Patents disclose various exemplary vertical surface mount packages: Re. 34,794, issued to Warren M. Farnworth on November 22, 1994; 5,444,304, issued to Kouija Hara and Jun Tanabe on August 22, 1995; 5,450,289, issued to Yooung D. Kweon and Min C. An on September 12, 1995; 5,451,815, issued to Norio Taniguchi et al. on September 19, 1995; 5,592,019, issued to Tetsuya Ueda et al. on January 7, 1997; and 5,635,760, issued to Toru Ishikawa on June 3, 1997.

Many vertical surface mount packages in the prior art are somewhat undesirable in that they include leads which operatively connect a semiconductor device to a circuit board. The leads of such devices tend to increase the impedance and decrease the overall speed with which a device conducts electrical signals. Moreover, the packaging of many such devices adds to their undesirability. Typically, packaging requires multiple additional manufacturing steps, which translates into increased production costs. The packaging of many vertical surface mount packages also tends to consume a substantial amount of space on the circuit board.

United States Patent 5,668,409 (the "'409 patent"), issued to Stephen Joseph Gaul on September 16, 1997, discloses a vertically mountable, bare semiconductor die which includes bond pads along the edge thereof. The '409 patent discloses vertical mounting of that device to a circuit board by solder reflow techniques. However, that device is somewhat undesirable in that fabrication thereof requires several additional steps relative to the fabrication of typical chip-on-board semiconductor devices. The requirement of

5

10

additional fabrication steps, and the related requirement of additional fabrication materials, increases the manufacturing cost of such semiconductor devices.

Thus, a vertically mountable bare semiconductor device is needed which has reduced impedance relative to devices in the prior art, has good thermal conductivity, and consumes less space on a circuit board. A method of mounting a bare or minimally packaged semiconductor device perpendicularly relative to a circuit board is also needed.

SUMMARY OF THE INVENTION

The semiconductor device of the present invention includes bond pads disposed proximate a single edge thereof. Placement of the bond pads proximate an edge of the semiconductor device facilitates direct vertical mounting of the semiconductor device to a carrier substrate. Thus, when such a semiconductor device is substantially perpendicularly mounted to a carrier substrate, packaging and leads are not necessary to establish an electrical connection between the bond pads and the corresponding terminals on the carrier substrate. The direct connection between the bond pads and substrate board contacts also imparts to the semiconductor device assembly of the present invention a low impedance characteristic.

A preferred mounting method according to the present invention includes the placement of a brick of solder paste on the carrier substrate terminals, orienting the semiconductor device perpendicularly relative to the carrier substrate, aligning the bond pads of the semiconductor device with their corresponding terminals, establishing contact between the bumps and the solder paste, and heating the bumps and solder paste to reflow the solder and attach the bond pads to their respective terminals.

Other advantages of the present invention will become apparent through a consideration of the appended drawings and the ensuing description.

25

5

10

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

Figure 1 is a frontal perspective view of a first embodiment of a semiconductor device-carrier substrate assembly according to the present invention;

Figure 2 is a front plan view of a first embodiment of a semiconductor device for use in the present invention;

Figure 3a is a side plan view of the semiconductor device of Figure 2, illustrating placement of the semiconductor device on a carrier substrate;

Figure 3b is a side plan view of the semiconductor device of Figure 2, illustrating a first preferred attachment of the semiconductor device to the carrier substrate;

Figure 4a is a side plan view of the semiconductor device of Figure 2, illustrating an alternative embodiment of a support member between the semiconductor device and the carrier substrate;

Figure 4b is a side plan view of the semiconductor device of Figure 2, illustrating an alternative embodiment of a support member between the semiconductor device and the carrier substrate;

Figure 5a is a side plan view of a series of laminated semiconductor devices; Figure 5b is a side plan view of an alternative embodiment of a series of

laminated semiconductor devices; and

Figure 6 is a schematic representation of the present invention in a computer.

DETAILED DESCRIPTION OF THE INVENTION

Figure 1 illustrates a semiconductor device 10 which has been vertically mounted to a carrier substrate 30. Solder joints 20a, 20b, 20c, etc. support semiconductor device 10 relative to carrier substrate 30.

Referring to Figure 2, semiconductor device 10 is a semiconductor device of the type known and used in the industry, which includes circuit traces and active elements. The bond pads 12a, 12b, 12c, etc. of semiconductor device 10 are disposed on active surface 11, adjacent to a single edge 16 of the semiconductor device. Preferably, bond pads 12a, 12b, 12c, etc. are arranged in-line. Bond pads 12a, 12b, 12c, etc. may be

5

10

disposed a short distance from edge 16, or their lower edges may be flush with the edge. Thus, during fabrication of semiconductor device 10, bond pads 12a, 12b, 12c, etc. are redirected to a location which is adjacent to edge 16. Methods and mechanisms which are known to those of ordinary skill in the art are useful for manufacturing semiconductor devices which are useful in the package according to the present invention. Such methods include the formation of electrical traces which lead to edge 16 and the fabrication of bond pads 12a, 12b, 12c, etc. adjacent to edge 16. Preferably, the fabrication steps which precede the formation of the electrical traces that lead to bond pads 12a, 12b, 12c, etc. and the formation of the bond pads are unchanged from their equivalent steps in the fabrication of prior art semiconductor devices. Thus, existing semiconductor device designs are useful in the package of the present invention with little modification and no increase in the number of fabrication steps.

A first semiconductor device 10 has a standardized number of bond pads 12a, 12b, 12c, etc., which are spaced apart from one another at a standardized pitch, and which may be positioned at a specific location relative to a center line 18 of the semiconductor device, or relative to any other landmark on the semiconductor device, such as a side thereof. Alternatively, semiconductor device 10 may include a non-standardized number and lateral spacing of bond pads 12. The placement of bond pads 12a, 12b, 12c, etc. proximal to edge 16 imparts semiconductor device 10 with reduced impedance as the bond pads are electrically connected to the carrier substrate (reference character 30 of Figure 1), relative to many vertical surface mount packages and other packaged semiconductor devices in the prior art.

Preferably, bond pads 12a, 12b, 12c, etc. each include a bump 14a, 14b, 14c, etc. formed thereon. Bumps 14a, 14b, 14c, etc. are preferably formed from gold, gold alloy, or solder by techniques which are known in the art.

With reference to Figure 3a, a brick of solder paste 34 is disposed on each terminal 32 of carrier substrate 30. Typically, solder paste 34 is a mixture of solder powder, flux and a binder which keeps the solder powder and flux together. The preferred solder paste 34 and bump 14 materials have matched impedance to ensure

and the man of the second of t

25

5

10

optimum conditions for the transfer of electrical signals from carrier substrate 30 to semiconductor device 10 and from the semiconductor device to the carrier substrate. Preferably, solder paste 34 is applied to terminals 32 by techniques which are known in the art, including without limitation, screen printing, stencil printing, pressure dispensing, and the use of solder preforms.

As semiconductor device 10 is positioned on carrier substrate 30, bump 14 contacts solder paste 34. Bump 14 and solder paste 34 are fused together to form a solder joint 20, which is also referred to as an electrically conductive joint. Solder joint 20 physically supports semiconductor device 10 relative to carrier substrate 30 in substantially a vertical orientation with respect thereto, and electrically connects bond pads 12 to their corresponding terminals 32. Preferably, known solder reflow techniques are employed to form solder joint 20. Solder reflow techniques include, but are not limited to, vapor-phase, infrared, hot gas, and other reflow methods. Other known soldering techniques are also useful for fusing bump 14 and solder paste 34 to electrically connect bond pad 12 to terminal 32. Alternatively, an electrically conductive joint 20 may be formed by placing a connector of electrically conductive epoxy or any other conductive element, including without limitation electrically conductive epoxies and zaxis elastomers, in contact with both bond pad 12 and terminal 32.

Referring now to Figure 4a, one or more support joints 40, which are also referred to as support footings or support members, may be placed between surface 15 of semiconductor device 10 and carrier substrate 30 (i.e., on the side of the semiconductor device opposite electrically conductive joint 20) to impart additional structural stability to the semiconductor device by stabilizing it from both sides. Preferably, support joint 40 is formed from materials such as epoxy potting compounds, acrylic compounds, silicone materials, resinous molding compounds, or other polymeric plastic materials which are known in the art. Preferably, the amount of material used to form support joint 40 is sufficient to support semiconductor device 10, yet minimal in order to optimize the transfer of heat away from the semiconductor device and preserve surface area on the carrier substrate.

5

10

Referring to Figure 4b, alternatively or in combination with support joint 40, semiconductor device 10 may include a support layer 42, which is also referred to as a support member, on at least a portion of surface 15. Support layer 42 imparts additional structural support to semiconductor device 10. The materials which are useful for forming support joint 40 are also useful for forming support layer 42. Support layer 42 may be applied to surface 15 by techniques which are known in the art, including without limitation, lamination and adhesive bonding. Alternatively, support layer 42 may be manufactured from materials having good thermal conductivity, such as copper, aluminum, other metals, metal alloys, and ceramics.

Figures 5a and 5b illustrate a laminated module 50 which includes a plurality of adjacent semiconductor devices 10 that is bonded together with a layer of laminate 52. When mounted to carrier substrate 30, laminated module 50 has greater structural stability than a vertically mounted semiconductor device such as that illustrated in Figure 1. Laminate 52 may be formed from the same types of materials that are useful as support layer 42, described above in reference to Figure 4b. Preferably, laminate 52 is manufactured from a material which is a good thermal conductor. Thus, during operation of each semiconductor device 10, laminate 52 facilitates the transfer of heat away from the semiconductor devices attached thereto.

The laminates 52 and 52' of Figures 5a and 5b, respectively, have different thicknesses. Thinner laminates 52' are preferred from the standpoint that the number of semiconductor devices 10 that are attachable to a given area of the carrier substrate 30 is maximized as the thickness of the laminate layer is minimized.

Figure 6 illustrates a computer 60 including a circuit board 62. Semiconductor device 10 and laminate module 50 are attached to circuit board 62 in a manner which establishes an electronic connection between the semiconductor devices and the circuit board. Thus, with the attachment of semiconductor device 10 and/or laminate module 50 to circuit board 62, the semiconductor device and/or module is operatively associated with computer 60.

10

15

Advantageously, the bond pads of the semiconductor device, which are disposed adjacent an edge thereof, may be directly connected to corresponding terminals on a carrier substrate. Thus, the additional impedance that is typically generated by package leads is significantly reduced. The placement of bond pads on the semiconductor device also facilitates the substantial vertical mounting arrangement of the semiconductor device to a carrier substrate, which, when combined with a convection-type air circulation system, facilitates heat transfer away from the semiconductor device. Preferably, the semiconductor device is bare or minimally packaged, reducing the space consumption thereof relative to vertical surface mount packages and horizontally mountable semiconductor devices and packages. Further, fabrication of the device requires no additional steps relative to the fabrication of many similar semiconductor devices in the prior art. The assembly method of the present invention orients the semiconductor device perpendicularly relative to the carrier substrate.

Although the foregoing description contains many specificities, these should not be construed as limiting the scope of the present invention, but merely as providing illustrations of some of the presently preferred embodiments. Similarly, other embodiments of the invention may be devised which do not depart from the spirit or scope of the present invention, indicated by the appended claims and their equivalents.

CLAIMS

What is claimed is:

- 1. A vertical surface mount semiconductor device, comprising: a semiconductor device;
- a plurality of bond pads disposed on a surface of said semiconductor device adjacent an edge thereof; and
- conductive bumps disposed adjacent selected bond pads, each of said conductive bumps configured to form a conductive joint between one of said selected bond pads and a corresponding terminal of a substrate upon positioning said semiconductor device substantially vertically relative to said substrate.
- 2. The vertical surface mount semiconductor device of claim 1, wherein a conductive bum is disposed adjacent each of said plurality of bond pads.
- 3. The vertical surface mount semiconductor device of claim 1, further comprising a support layer.
- 4. The vertical surface mount semiconductor device of claim 3, wherein said support layer is disposed on another surface of said semiconductor device.
- 5. The vertical surface mount semiconductor device of claim 1, further comprising a support footing formed adjacent said edge.
- 6. The vertical surface mount semiconductor device of claim 5, wherein said support footing is disposed on another surface of said semiconductor device.
- 7. The vertical surface mount semiconductor device of claim 5, wherein said support footing is disposed on said surface of said semiconductor device.

m, m,

25

5

10

5

10

- 8. The vertical surface mount semiconductor device of claim 1, further comprising a laminate which connectively bonds said semiconductor device to an adjacent semiconductor device.
- 9. A vertical surface mount semiconductor device, comprising: a semiconductor device;
- a plurality of bond pads disposed on a surface of said semiconductor device adjacent an edge thereof, selected bond pads of said plurality of bond pads having conductive bumps adjacent thereto, said conductive bumps configured to form a joints between said selected bond pads and corresponding terminals of a carrier substrate upon substantially perpendicular orientation of said semiconductor device on said carrier substrate; and
- a support member, at least a portion of which is disposed proximate said edge of said semiconductor device.
- 10. The vertical surface mount semiconductor device of claim 9, wherein said support member is selected from the group consisting of support footings and support layers.
- 11. The vertical surface mount semiconductor device of claim 9, wherein said support member is disposed on another surface of said semiconductor device.
- 12. The vertical surface mount semiconductor device of claim 9, wherein a conductive bump is positioned adjacent each of said plurality of bond pads.
- 13. A chip-on-board assembly, comprising:a substrate with a plurality of terminals;a semiconductor device configured to be positioned substantially perpendicularly relative to said substrate, said semiconductor device having a plurality of bond pads on a

surface thereof, each of said plurality of bond pads being located adjacent an edge of said surface; and

electrically conductive joints configured to be disposed and to establish communication between selected bond pads and corresponding terminals.

5

The chip-on-board assembly of claim 13, wherein each of said plurality of 14. bond pads has an electrically conductive joint disposed adjacent thereto.

10

The chip-on-board assembly of claim 13, further comprising a support 15. member in contact with at least one of said semiconductor device and said carrier substrate.

16. The chip-on-board assembly of claim 15, wherein said support member is selected from the group consisting of support footings and support layers.

17. The chip-on-board assembly of claim 15, wherein said support member is disposed proximate said edge of said semiconductor device.

25

18. The chip-on-board assembly of claim 13, wherein said semiconductor device is laminated to an adjacent semiconductor device.

- 19. A computer including a vertically mountable semiconductor device, the semiconductor device comprising:
- a semiconductor die with a plurality of circuit traces;

a plurality of bond pads disposed on a surface of said semiconductor die proximate an edge thereof, each of said plurality of bond pads communicating with one of said plurality of circuit traces; and

conductive bumps in communication with selected bond pads, said conductive bumps each configured to form a joint between one of said selected bond pads and a

10

15

corresponding terminal of a substrate when said semiconductor device is positioned substantially perpendicularly relative to said substrate.

- 20. The computer of claim 19, wherein each of said plurality of bond pads has a conductive bump in communication therewith.
 - 21. The computer of claim 19, wherein said semiconductor device further comprises a support member.
 - 22. The computer of claim 21, wherein said support member is selected from the group consisting of support footings and support layers.
 - 23. The computer of claim 21, wherein said support member is disposed proximate said edge.
 - 24. The computer of claim 19, wherein said semiconductor device is laminated to an adjacent semiconductor device.


10


15


ABSTRACT OF THE DISCLOSURE

A vertically mountable semiconductor device including a plurality of bond pads disposed proximate to a single edge thereof. The bond pads are bumped with an electrically conductive material. The semiconductor device may also include a support member. Alternatively, the semiconductor device may be laminated to one or more adjacent semiconductor devices. The present invention also includes a method of attaching the semiconductor device to a carrier substrate. Preferably, solder paste is applied to terminals on the carrier substrate. The semiconductor device is oriented vertically over the carrier substrate, such that the bumped bond pads align with their corresponding terminals. The bumps are placed into contact with the solder paste. The bumps and solder paste are then fused to form a joint between each of the bond pads and its respective terminal, establishing an electrically conductive connection therebetween and imparting structural stability to the semiconductor device.

N:\2269\3399.2\cont pat.app.wpd 12/20/99










Fig. 6

DECLAR, AON FOR PATENT APPLICATION (WITH POWER OF ATTORNEY)

As an inventor named below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

Post Office Address: HC33 Box 2461, Boise, Idaho 83706-9736

ting will the Art after the Rich Wills

e La I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled VERTICALLY MOUNTABLE SEMICONDUCTOR DEVICE AND METHODS, the specification of which (check one):

is attached hereto.					
□ was filed on as Unit □ was filed on as PCT	ted States application serial no. international application no.	_ and was amended or and was amended up	on der PCT Article 19 on		

referred to above.	d understand the contents of the above-ider	ititied specification, i	ncluding the claims, as amend	ded by any an	nendment
I acknowledge the duty to disclose to matter claimed in this application, as "ma	the U.S. Patent and Trademark Office all i teriality" is defined in Title 37, Code of Fo	nformation known to ederal Regulations §	me to be material to the pate	ntability of th	e subject
attached continuation page and have also	under Title 35, United States Code, § 119 tional application(s) designating at least on identified below and on any attached contignating at least one country other than the	e country other than nuation page any for	the United States of America	listed below a	and on any
Prior foreign/PCT application(s):				Priority Cl	aimed
(number)	(country)		(day/month/year filed)	Yes	No
(number)	(country)		/1 / / / / / / / / / / / / / / / / / /		
` '	(country) 5, United States Code, § 120 of any Unite		(day/month/year filed)	Yes	No
(application serial no.)	le between the filing date of such prior app (filing date)		status - pending, patented or s		application:
(application serial no.)	,,,,,				
,	(filing date) 5, United States Code, § 119(e) of any Un		status - pending, patented or a	ibandoned)	
	-,	mos outes provisiona	approation(s) usied below.		
(provisional application no.)	(filing date)	***************************************			
(provisional application no.)	(filing date)				
(provisional application no.)	(filing date)			•	
I hereby appoint the following Registe therewith:	red Practitioners to prosecute this applicati	on and to transact all	business in the Patent and Tr	ademark Offi	ce connected
David V. Trask, Reg. No. 22,012	William S. Britt, Reg. No. 20,969	Thomas J	J. Rossa, Reg. No. 26,799		
Laurence B. Bond, Reg. No. 30,549 Allen C. Turner, Reg. No. 33,041	Joseph A. Walkowski, Reg. No. 28,7 Kent S. Burningham, Reg. No. 30,45		Duzan, Reg. No. 28,393 Morriss, Reg. No. 33,263		
Keith L. Hargrove, Reg. No. 34,836	Robert G. Winkle, Reg. No. 37,474	the second secon	IcBride, Reg. No. 39,295		
Edgar R. Cataxinos, Reg. No. 39,931 Michael L. Lynch, Reg. No. 30,871	Brick G. Power, Reg. No. 38,581 Lia M. Pappas, Reg. No. 34,095		E. Horton, Reg. No. 39,481		
	Brick G. Power, telephone no. (801) 532- TRASK, BRITT & ROSSA P.O. BOX 2550 Salt Lake City, Utah 84110	1922.	•		
both, under Section 1001 of Title 18 of th issued thereon.	de herein of my own knowledge are true a de with the knowledge that willful false sta e United States Code and that such willful	tements and the like s	o made are nunichable by fin	a or imprison	ment or
Full name of inventor: Larry D. Kinsma	" day O. Kin	Date	115/98		
Residence: Boise, Idaho Citizenship: United States of America	0	Date	- , , ,		-